Senior IC Test Engineer
<DIV><DIV style="LAYOUT-GRID:15.6pt none" class=Section0>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: '宋体'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">西安某世界</SPAN><SPAN style="FONT-FAMILY: '宋体'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">500<FONT face=宋体>强通讯领域美资公司</FONT></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">Employees in the </SPAN><SPAN style="FONT-FAMILY: '宋体'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">company</SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'"> Architecture Group (IAG) deliver innovative platforms across computing and communication segments including data centers, mobile and desktop personal computers, handhelds, embedded devices and consumer electronics. </SPAN><SPAN style="FONT-FAMILY: '宋体'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">company</SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">'s industry leading technology is used to create integrated hardware and software solutions such as processors, chipsets, communication radios, graphics processors, motherboards, and networking components that deliver capabilities from security and manageability to computing performance and energy efficiency. IAG employees are at the forefront of enabling a new era of computing that is more integrated into all aspects of our daily lives.</SPAN></P>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'"></SPAN> </P>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'"></SPAN> </P><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0>
<TABLE style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; PADDING-RIGHT: 0pt; BORDER-COLLAPSE: collapse; PADDING-TOP: 0pt; mso-table-layout-alt: fixed">
<TBODY>
<TR>
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 49.55pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=top width=66>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; FONT-WEIGHT: bold; mso-spacerun: 'yes'">Description</SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"> </SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD></TR>
<TR style="HEIGHT: 9pt">
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 49.55pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=center width=66>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD>
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 426.7pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=top width=568>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">* Design and development of test hardware (load board, prober card) and software (test program) for automatic test systems (ATE) to the evaluation, characterization and production of wireless SoC chip products. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">* Definition of test concept, work out test specification, generate test pattern in cooperation with IC design engineers. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">* Cooperate with chip designers, DFT engineer, product engineer and technology engineers regarding test evaluation, analysis and debugging of first silicon and redesigns. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">*Maintain and optimize test package during ramp-up and volume production. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">*Able to lead a small test group to take complete ownership of test working package.</SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"> </SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD></TR></TBODY></TABLE></P>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0> </P>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0> </P>
<P style="MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0>
<TABLE style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; PADDING-RIGHT: 0pt; BORDER-COLLAPSE: collapse; PADDING-TOP: 0pt; mso-table-layout-alt: fixed">
<TBODY>
<TR style="HEIGHT: 15pt">
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 0.3pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=center width=0>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD>
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 475.95pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=top width=634>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold; mso-spacerun: 'yes'">Qualifications </SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD></TR>
<TR style="HEIGHT: 9pt">
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 0.3pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=center width=0>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD>
<TD style="PADDING-BOTTOM: 0pt; PADDING-LEFT: 0pt; WIDTH: 475.95pt; PADDING-RIGHT: 0pt; PADDING-TOP: 0pt" vAlign=top width=634>
<P style="TEXT-ALIGN: left; MARGIN-TOP: 0pt; MARGIN-BOTTOM: 0pt" class=p0><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- Masters/Bachelor's Degree in Electrical/Electronics Engineering or in related field </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- At least 5 years industry experience in SoC and mixed-signal front-end wafer test and back-end component test development. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- High speed interface and RF test experience is a big plus. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- Tools skills: </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">¿ Experience with Automated Test Equipment (ATE) incl. Verigy 93K or Teradyne J750 tester. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">¿ Knowledge of DFT / DfM / DfA </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">¿ VHDL/Verilog and scripting language knowledge is an advantage </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- Fluent speaking and written English is a must. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- Self-motivated team player and able to lead a small project team. </SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt"><BR></SPAN><SPAN style="FONT-FAMILY: 'Arial'; COLOR: rgb(0,0,0); FONT-SIZE: 9pt; mso-spacerun: 'yes'">-- Good interpersonal and communication skills</SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"> </SPAN><SPAN style="FONT-FAMILY: 'Arial'; FONT-SIZE: 9pt; FONT-WEIGHT: bold"></SPAN></P></TD></TR></TBODY></TABLE></P></SPAN><SPAN style="FONT-FAMILY: 'Calibri'; FONT-SIZE: 10.5pt; mso-spacerun: 'yes'"></SPAN></DIV></DIV> <img src="image/face/11.gif" class="face"> 看到你的表情，我都快晕了
页:
[1]